Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21592 Discussions

Problems with ibis model for EP2S60 (Stratix II)

Altera_Forum
Honored Contributor II
‎10-04-2017 11:27 AM
1,071 Views

Hello Altera! 

 

I need to simulate my pcb design in Hyperlynx. I have downloaded IBIS model and I cant understand why in the real world pin names are literal (for example A1, A2, etc) while in IBIS model pin names are numeric (for example 1, 2, etc). How to associate them?
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.