Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Programming DDR3 DRAM in DLL off mode using Altera PHY/UniPHY

Altera_Forum
Honored Contributor II
‎12-24-2013 01:20 AM
1,328 Views

Hi, 

 

I need to run the DDR3 in DLL off mode. Can you please suggest - How it can be done using Altera PHY/UniPHY? 

 

DDR3 initialization is done by Altera UniPHY.  

 

Regards 

Aravind
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.