Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21597 ディスカッション

Q on Agilex IBIS model

WH_SGP
ビギナー
1,604件の閲覧回数

HI,

 

I am new to Agilex IBIS model.

Currently I want to do DDR4 SI simulation .

 

When I want  to choose the models, there is quite a number of choices.

But I cannot find a document to explain what does  the model mean for.

Example like with and without calibration and is De-emphasis support for DDR4 IO?

 

Please advise.

 

 

0 件の賞賛
4 返答(返信)
Ash_R_Intel
従業員
1,570件の閲覧回数

Hi,

The models are based on the I/O standard that the user choose and type of termination applied to the signal. Please refer the datasheet for the supported I/O standards and documents related to External Memory Interfaces. Following is the documentation page:


https://www.intel.in/content/www/in/en/products/details/fpga/agilex/7/docs.html


Regards


WH_SGP
ビギナー
1,554件の閲覧回数

Hi,

 

I was looking through the doc, but I cannot locate the section which mentioned about the driver.

 

Can share with me the doc name and which sections ?

 

 

Ash_R_Intel
従業員
1,521件の閲覧回数
Ash_R_Intel
従業員
1,491件の閲覧回数

We do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


Regards


返信