Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

QUIP blif generation

Altera_Forum
Honored Contributor II
‎06-04-2012 03:54 PM
1,359 Views

Hello, 

 

I'm working with the QUIP package (Quartus University Interface program) 

and I'm having trouble generating the Berkeley logic interface files from Quartus II 11.1sp2 

 

Does anyone know of a workaround for my problem?  

 

the package instructions say to use TcL commands, but quartus does not seems to recognize them.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.