Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Quartus II tools for SoC FPGAs

Altera_Forum
Honored Contributor II
‎11-02-2014 12:01 PM
1,071 Views

Hi, for an university project I started developing for a soc FPGA board. I want to integrate some crypto IP cores for certain algorithms, and compare how they perform. Since I'm really new to development on FPGA and Quartus II, I was just using QSYS, ModelSim and SignalTap so far. However I saw many more tools, i.e. simulations, design entries, debuggers, tracers, etc. in quartus II. Probably not all are as usefull for my purpose, but some might be quite essential and I'm still not aware of. 

 

So, as a recommendation, what would you suggest me to have a look into? Which Quartus II tool might be usefull for me measuring performance, but also for debugging especially AVALON interface issues?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-02-2014 03:18 PM
372 Views

It is often much easier to debug your Avalon interface issues in simulation than in hardware. 

 

My recommendation would be to construct a good testbench for your component(s) using the Altera supplied verification IP: 

http://www.altera.com/literature/ug/ug_avalon_verification_ip.pdf
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.