Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Quartus Pro v16.1 Design Partitions Window missing 'Preservation Level' functionality

Altera_Forum
Honored Contributor II
‎12-14-2017 07:14 PM
1,825 Views

Hi 

 

I am working on a large FPGA design, and the Quartus Pro's Incremental Block-Based Compilation Feature would be very useful to me. I am currently following a tutorial on incremental block-based compilation : design partitions lecture from Altera's website (https://www.altera.com/customertraining/olt/ibbc_design_partitions_p2/presentation_html5.html) . My Quartus software (i.e. Quartus Prime Pro version 16.1) has a design partitions window but i can't find the important 'preservation level' functionality as described by the tutorial. 

 

 

Please does someone know why this is so? and where i can find this important functionality in order to perform incremental compilation on my research project? 

(i attached the Design Partitions Window) 

 

Thanks 

W
Preview file
21 KB
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎12-15-2017 09:45 PM
793 Views

I'm pretty sure that functionality was not added until 17.0. 16.1 doesn't have it. The only use for design partitions in 16.1 was for partial reconfiguration.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎12-17-2017 05:19 AM
793 Views

 

--- Quote Start ---  

I'm pretty sure that functionality was not added until 17.0. 16.1 doesn't have it. The only use for design partitions in 16.1 was for partial reconfiguration. 

--- Quote End ---  

 

 

Thanks. I realized version 17.1 has it.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.