Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
All support for Intel NUC 7 - 13 systems has transitioned to ASUS. Read latest update.
20571 Discussions

Question on Arria 10 FPGA Development Kit User Guide

MK_ABQ
New Contributor II
582 Views

Hi,

UG-20007
2021.03.19

In the following section ( picture below), it says "These devices are part of the shared FM bus that connects to the flash memory and MAX V
CPLD EPM2210 System Controller."

MK_ABQ_0-1675255658502.png

Question : I believe EPM2210 is a MAX II CPLD. Why does the user guide says MAX V CPLD EPM2210?. Is this  a typo in the user guide?. Can you please explain?

 

 

 

0 Kudos
6 Replies
sstrell
Honored Contributor III
569 Views

There's a MAX II for the onboard USB blaster and a MAX V (5M2210).  See the schematic:

https://www.intel.com/content/dam/altera-www/global/en_US/support/boards-kits/arria10/FPGA/A10GX_PCIE_E3p1.pdf

MK_ABQ
New Contributor II
557 Views

Hi sstrell,

Thanks for the response.  I have further three more questions.

Q1) So the Max II CPLD is the system controller is it?

Q2) And also what is the usage of EPCQ1024L in page 14 of the schematic?.

Q3) I understand Max II & Max V are used for configuring the on board USB blaster, and control configuration of FPGA from flash respectively. Is  my understanding correct?

 

Thank you.

0 Kudos
sstrell
Honored Contributor III
547 Views
1) no like I said, the Max II is for the USB Blaster. Again see the schematic. There’s a block diagram on the first page.
2) I’m not at my computer now but that’s a configuration device with flash memory to store programming data.
3) yes.
MK_ABQ
New Contributor II
523 Views

Great!. The answers are clear. I am gonna shoot more basic questions to help me understand the specifics. Please bear with me. 

Now, moving further to how the 1-Gbit flash memory is connected, I see that there are two flash chips (u4), and (u5) in the schematic which shares an Address bus, and also two interesting notes in blue color at the bottom. (attaching picture below).

I would like to understand, why the connection in made in such a way with 2 flash memories?. Is there a specific reason?

 

And, what does the note in the blue signify?. I believe as per the schematic, I should focus on the 2nd note which mentions about dual flash device. Am I right?

 

MK_ABQ_0-1675290806523.png

 

0 Kudos
sstrell
Honored Contributor III
517 Views

You can access a single flash chip as x16 or use both to use a larger flash as x32.

0 Kudos
MK_ABQ
New Contributor II
333 Views

Thanks, got that point.

I am intrigued on these statements.  Can you possibly give a little bit more info on these?. I do not comprehend on the logic, intention behind it. 

MK_ABQ_0-1675419164746.png

 

 

Thanks

 

0 Kudos
Reply