Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20683 Discussions

R-Tile CXL IP Design Example simulation using Xcelium instead or VCS?

brian1211
Novice
449 Views

From "R-Tile Intel® FPGA IP for Compute Express Link* (CXL) Design Example User Guide" ID: 723223, the simulation specifies Synopsys VCS, can Cadence Xcelium be used in place?  The IP libraries can be generated for Xcelium but can the test bench be modified to run on Xcelium as well? 

0 Kudos
1 Solution
JohnT_Intel
Employee
423 Views

Hi,


Currently we only support VCS simulation due to the needs of certain IP library.


View solution in original post

0 Kudos
1 Reply
JohnT_Intel
Employee
424 Views

Hi,


Currently we only support VCS simulation due to the needs of certain IP library.


0 Kudos
Reply