Hi everybody!
Now I'm trying to examine the FPGA project design flow. And I'm confused because of some concepts. Do RTL- and gate-lavel synthesis mean the same? If they differ could you explain their differences? thank you in advance!Link Copied
Refer to the chapter quartus ii integrated synthesis in Quartus software manual.
For more complete information about compiler optimizations, see our Optimization Notice.