- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi everybody!
Now I'm trying to examine the FPGA project design flow. And I'm confused because of some concepts. Do RTL- and gate-lavel synthesis mean the same? If they differ could you explain their differences? thank you in advance!Link Copied
2 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Refer to the chapter quartus ii integrated synthesis in Quartus software manual.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
In a nutshell, RTL (Register Transfer Level) (Pre-Synthesis simulation) is the digital circuit that consists of combinational logic, memory elements, and clocks. The simulation takes place without any delays.
Eg: Consider a half adder.
module HalfAdder(
output sum,
output carry,
input input1,
input input2);
assign sum=input1^input2;
assign carry=input1&input2;
endmodule
The RTL schematic contains an XOR gate and an AND gate.
This RTL schematic is generated by simulation tool.
GATE level simulation (Post synthesis simulation): The synthesized RTL schematic is run with the provided timing delays. Gates are taken from the cell library.
Note: Sometimes, GATE level simulation results and RTL simulation results may not match. The answer is simple. If you use constructs that are not available to the synthesis tool, results vary.
![](/skins/images/C4F7392A5C68ACA60290C9576F107044/responsive_peak/images/icon_anonymous_message.png)
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page