Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Receiver Skew Margin for LVDS Mode

Jens
Novice
1,305 Views

Hi,

for calculation of RSKM (Cyclone 5 handbook, CV-52005 2020.07.24) one need a SW value:

SW—the period of time that the input data must be stable to ensure that data is successfully sampled by
the LVDS receiver. The SW is a device property and varies with device speed grade

 

Does anybody know where to find that value?

 

Jens

0 Kudos
4 Replies
sstrell
Honored Contributor III
1,293 Views

When you run the RSKM report in the timing analyzer, it reports the sampling window for the targeted device.

0 Kudos
Jens
Novice
1,271 Views

Thank you. For running that report I need a design. I wanted to make an assessment beforehand.

 

Jens

0 Kudos
Ash_R_Intel
Employee
1,258 Views

Hi,

Sampling Window specification is provided in the datasheet. Refer: https://www.intel.com/content/www/us/en/docs/programmable/683801/current/high-speed-i-o-specifications.html


Regards


0 Kudos
Jens
Novice
1,251 Views

Hi,

thank you, that's what I was looking for.

 

Regards

Jens

0 Kudos
Reply