Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Recommended Footprint for MAX 10 FPGA

NBurt
Beginner
3,216 Views

I'm designing a PCB with the 10M08SCU169A7G FPGA. I've found the UBGA169 Intel package dimensions online, but I can't seem to find a a recommended footprint anywhere. Does anyone have it? Does Intel have recommended footprints for their parts?

0 Kudos
3 Replies
YuanLi_S_Intel
Employee
2,847 Views

Hi Noah,

 

We do provide footprint in Cadence* Capture CIS schematic symbol.

 

You may find the Cadence* Capture CIS schematic symbol at link below:

https://www.intel.com/content/www/us/en/programmable/support/support-resources/download/board-layout-test/pcb/pcb-cadence.html

 

Regards,

YL

0 Kudos
NBurt
Beginner
2,847 Views

Hi YL,

The .OLB extension designates a schematic file, rather than a pcb footprint file .LLB. Is there any way to get the latter?

Also, when I import the .OLB file via Altium's import wizard, a schematic file is loaded. However, only the 12th page of the overall schematic is included. Do you know what's going on?

Thanks,

Noah

0 Kudos
YuanLi_S_Intel
Employee
2,847 Views

Hi Noah,

 

Apologize that we only provide OLB file for our devices. Apologize for any inconvenient caused.

 

Regards,

YL

0 Kudos
Reply