Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Regarding Intel Tofino P4_16 Register read/write

Divya03
Beginner
1,881 Views
  • As per the Tofino Native Architecture, we can define up to four separate RegisterActions for a single Register extern, but only one RegisterAction may be executed per packet for a given Register.  
  • For my code, I have to read from multiple registers and write to those registers. But due to the above restriction, I cannot read and write in one go.
  • The solution is to resubmit the packet. It would have been fine for me if resubmission happened only in some cases. But in my case, every packet has to be resubmitted.
  • Is there any other efficient way to do the above read/write task?
0 Kudos
2 Replies
KennyTan_Altera
Moderator
1,861 Views

Hi,


Is this related to FPGA question?


Thanks,


0 Kudos
Caguicla_Intel
Moderator
1,839 Views

Hello Divya03,


Thank you for posting in Intel Ethernet Communities. 


We noticed that you posted duplicte inquiry based on link below

https://community.intel.com/t5/Ethernet-Products/Regarding-Intel-Tofino-P4-16-Register-read-write/m-p/1443788


As advised, kindly click the link below to contact the concerned team for further assistance. 

https://www.barefootnetworks.com/about-us/#contact-us or info@barefootnetworks.com


Feel free to let us know if you have questions or clarifications. 


Please also be informed that we will now close this request. Just feel free to post a new question if you may have any other inquiry regarding Ethernet products in the future as this thread will no longer be monitored.


Thank you for choosing Intel and stay safe!


Best regards,

Crisselle C.

Intel Customer Support


0 Kudos
Reply