Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
19528 Discussions

Reset polarity - which one is preferable?

ldm_as
Novice
449 Views

Hi All,

 

I understand what if I don't define a default value for a flop, it will be '0' for a power on reset.

 

But if I do want to use the reset definitions for the flops, what's reset polarity is preferable - positive edge or negative edge?

 

What flip flop types are available in the LUTs (D-FlipFlop with set pin, reset pin, etc)?

 

Thank you!

 

0 Kudos
1 Reply
KhaiChein_Y_Intel
119 Views

Hi,

Normally it would be negative edge but it depends on the user preference.

 

Thanks.

Reply