Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Routing differential clock to multiple ports

Altera_Forum
Honored Contributor II
‎09-23-2015 12:53 AM
1,274 Views

I'm not in the position to test this,  

But.. In a cyclone III, when I route a differential clock to the outputs, can I still route it to logic inside the FPGA? 

 

All the best,
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎09-23-2015 02:57 AM
580 Views

It's not differential until it leaves the chip, so yes you can use it internally. No different than any other clock.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.