Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21335 Discussions

SOPC Cyclone 3 starter board

Altera_Forum
Honored Contributor II
1,098 Views

Hi all, 

I have this attached design  

when i run nios2-download zImage : 

 

--- Quote Start ---  

 

Using cable "USB-Blaster [USB-0]", device 1, instance 0x00 

Pausing target processor: OK 

Initializing CPU cache (if present) 

OK 

Downloaded 1424KB in 26.6s (53.5KB/s) 

Verified OK 

Leaving target processor paused 

 

--- Quote End ---  

 

 

when i run nios2-terminal  

 

--- Quote Start ---  

 

nios2-terminal: connected to hardware target using JTAG UART on cable 

nios2-terminal: "USB-Blaster [USB 5-1.2]", device 1, instance 0 

nios2-terminal: (Use the IDE stop button or Ctrl-C to terminate)  

 

--- Quote End ---  

 

 

After nothing appears on my screen !!!! 

 

thanks for help
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
405 Views

you need to add the -g option to nios2-download to start the processor after the image upload

0 Kudos
Altera_Forum
Honored Contributor II
405 Views

Thank you very much  

It s ok now :)
0 Kudos
Reply