Setting heap size limit

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Setting heap size limit

1,732 Views

Hi,

I'm working on a system with NIOS II processor on Stratix 2GX FPGA. Can someone please explain in steps how to limit the heap size?

The Nios II SW Developer's handbook says that setting the pre-processor setting DALT_MAX_HEAP_SIZE=xxxxx where xxxxx is the decimal value of memory will limit the heap size. It asks to refer a different section to find out how to set BSP settings. I'm developing on NIOS II Studio ver 9.0 sp2 and I've checked all options on BSP properties.

Any help will be much appreciated.

Regards,

Praveen

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.