Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

Simulator MAX+plus II

Altera_Forum
Honored Contributor II
1,360 Views

Please, can someone help me with simulator in ALTERA? 

I'm not so good in Altera MAX+PLUS II :(  

 

In attachment is my .gdf file... 

http://rapidshare.com/files/81772933/altera.zip.html
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
570 Views

Hi Momo, 

 

what problem do you have ?:confused:
0 Kudos
Altera_Forum
Honored Contributor II
570 Views

Hello, 

 

your LFSR won't start, unless at least one register holds a "one", the LFSR has 2**n-1 states, excluding the all zero state, as known from the theory. 

 

I connected the a set input to the nReset signal and added an output for easier simulation. All you have to do is do set the end time, define the Reset and Clock input signals in waveform editor and start the simulation, which produces the expected LFSR signal with a 63 clocks period. 

 

Regards, 

 

Frank
0 Kudos
Altera_Forum
Honored Contributor II
570 Views

Thank you FvM ;)

0 Kudos
Reply