Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18489 Discussions

Single Event Upset

Altera_Forum
Honored Contributor I
815 Views

Hello, 

 

I am calculating Single Event Upset ratio of Cyclone V to check if it is within acceptable range. For this calculation, I need  

 

-SEE Cross Section(cm2/bit) 

-SEE Cross Section(cm2/device) 

 

parameters. Does anybody knows how to find them? I have reached some distributors which are of no help. 

 

Cyclone V part number is 5CGXFC7D6F31I7. 

 

Alper 

0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
52 Views

Hi Alper, 

Refer following links for the Single Event Upset ratio of Cyclone V, 

1. Check chapter "SEU Mitigation for Cyclone V Devices" from Cyclone V Device Handbook, 

https://www.altera.com/en_us/pdfs/literature/hb/cyclone-v/cv_5v2.pdf 

2. https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/an/an357.pdf 

3. https://www.altera.com/support/support-resources/knowledge-base/solutions/rd12152011_347.html 

 

Best Regards 

Vikas Jathar  

Intel Customer Support – Engineering 

(Under Contract to Intel)
Reply