Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20684 Discussions

Single Event Upset

Altera_Forum
Honored Contributor II
‎05-11-2018 05:43 AM
1,070 Views

Hello, 

 

I am calculating Single Event Upset ratio of Cyclone V to check if it is within acceptable range. For this calculation, I need  

 

-SEE Cross Section(cm2/bit) 

-SEE Cross Section(cm2/device) 

 

parameters. Does anybody knows how to find them? I have reached some distributors which are of no help. 

 

Cyclone V part number is 5CGXFC7D6F31I7. 

 

Alper 

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎05-17-2018 07:44 AM
307 Views

Hi Alper, 

Refer following links for the Single Event Upset ratio of Cyclone V, 

1. Check chapter "SEU Mitigation for Cyclone V Devices" from Cyclone V Device Handbook, 

https://www.altera.com/en_us/pdfs/literature/hb/cyclone-v/cv_5v2.pdf 

2. https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/an/an357.pdf 

3. https://www.altera.com/support/support-resources/knowledge-base/solutions/rd12152011_347.html 

 

Best Regards 

Vikas Jathar  

Intel Customer Support – Engineering 

(Under Contract to Intel)
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.