Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20641 Discussions

So frustrated about the implementation of SGMII

Altera_Forum
Honored Contributor II
894 Views

Dear Sir, 

 

I have tried to implement SGMII on DE4, and Arria 5 starter board, by using LVDS。 

No successful record yet. So frustrated! The IP, altlvds_rx_top, generated by the IP 

catalog, has no output in parallel, even I can get a lock. And, for sure, the serial 

data was sent up to the input of LVDS. Why? Are there any one can give me a 

real example? I've tried to study all possible document on the web site 

 

 

Peter 

.
0 Kudos
0 Replies
Reply