Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

State Machine Wizard Syntax Error

BigSid
Beginner
‎08-26-2021 11:38 AM
658 Views

I'm using Quartus II v13.1 and am receiving a syntax error while using the State Machine Wizard. I have an input signal "busy" and system clock "clock" and would like to change state on the falling edge of clock while busy is low. I've entered all variations I can think of but keep receiving syntax errors. What should I enter in the Transition tab for this condition?

 

Also, what should I enter in the Transition tab for requiring an input 8 bit signal "mifselect[7:0]" to change (to any other value) before proceeding to the next state?

 

Thanks.

0 Kudos

Link Copied

1 Reply
SyafieqS
Employee
‎09-29-2021 08:55 PM
592 Views

Chris,


Is it possible for you to provide snapshot of the error message regarding the FSM?


0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.