Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18960 Discussions

State of IO in unprogrammed Max 10

AJala1
Novice
1,024 Views

I'm having trouble finding this in the documentation. What is the state of the Max 10 IO when unprogrammed? What about during programming?

0 Kudos
1 Solution
AnandRaj_S_Intel
Employee
169 Views

Hi,

 

  1. All I/Os pins are tri-stated until device into enters to User- Mode.(It depends on the ICB Values)
  2. The user I/O pins will then function as specified by your design.

Refer session 2.3 from below link.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/ug_m10_config.pdf

 

Regards

Anand

 

View solution in original post

1 Reply
AnandRaj_S_Intel
Employee
170 Views

Hi,

 

  1. All I/Os pins are tri-stated until device into enters to User- Mode.(It depends on the ICB Values)
  2. The user I/O pins will then function as specified by your design.

Refer session 2.3 from below link.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/ug_m10_config.pdf

 

Regards

Anand

 

Reply