Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Statix-V maximum clock speed

Altera_Forum
Honored Contributor II
‎08-27-2013 04:42 AM
1,085 Views

What is the maximum clock speeds that Altera Stratix-V devices can handle in general? 

I have been using stratix-II and it could support clock speed upto 40 MHz.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎08-27-2013 12:32 PM
364 Views

At the very end I've seen SV go in the 400MHz, maybe 450MHz range. That is difficult to do.  

That being said, if I remember correctly, I would have said Stratix II was probably in the 250MHz range, maybe 300MHz. Everything is design dependent, but you might be able to modify your code to get increase performance. 40MHz as a limit is pretty slow. (Sometimes there are limitations in the design, such as overall latency, that require large combinatorial paths, so again, it's design dependent)
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.