Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Strange problem with Quartus II

Altera_Forum
Honored Contributor II
1,223 Views

I had added my LCD thing sucessfully, and then had a problem with my Quartus II project. After I wrote some new lines of code, I hit compile, and I got 

 

Error (10170): Verilog HDL syntax error at CII_Starter_Default.v(15) near text "("; expecting an identifier, or "module", or "macromodule", or "function", or "parameter", or "primitive", or "real", or "realtime", or "reg", or "specparam", or "supply0", or "task", or "time", or "tri", or "tri0", or "tri1", or "triand", or "trior", or "trireg", or "wand", or "wire", or "integer", or "localparam", or "(*", or "config", or "include", or "library" 

 

And when I look at the Project Navigator Hierarchy, there was just the top level. When I run the programmer It does load the last sucessful compile into my starter board, so I know I am still in the right project. 

 

I am sure this is something easy with Quartus II, any ideas? Could I possibly have more "end"s then "Begin"s or something like that?
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
485 Views

 

--- Quote Start ---  

I had added my LCD thing sucessfully, and then had a problem with my Quartus II project. After I wrote some new lines of code, I hit compile, and I got 

 

Error (10170): Verilog HDL syntax error at CII_Starter_Default.v(15) near text "("; expecting an identifier, or "module", or "macromodule", or "function", or "parameter", or "primitive", or "real", or "realtime", or "reg", or "specparam", or "supply0", or "task", or "time", or "tri", or "tri0", or "tri1", or "triand", or "trior", or "trireg", or "wand", or "wire", or "integer", or "localparam", or "(*", or "config", or "include", or "library" 

 

And when I look at the Project Navigator Hierarchy, there was just the top level. When I run the programmer It does load the last sucessful compile into my starter board, so I know I am still in the right project. 

 

I am sure this is something easy with Quartus II, any ideas? Could I possibly have more "end"s then "Begin"s or something like that? 

--- Quote End ---  

 

 

Hi, 

 

without your source and changes it is not possible to help you. 

 

Kind regards 

 

GPK
0 Kudos
Altera_Forum
Honored Contributor II
485 Views

I found the problem, I had commented out a module name, my embarassing mistake. Thanks for offering to help pletz

0 Kudos
Reply