Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Stratix 10 performance

Vladimir_Y_Intel
Employee
‎08-13-2018 02:04 PM
1,358 Views

Hi,

 

It's been some time we are working with Stratix 10 device. There is a design that we can't close timing on Stratix.

 

After comparing this design on other options (Virtex 7, Ultrascale+),

it seems that that Stratix 10 performance on this design is around Virtex 7, which is surprising. Ultrascale+ device is surpassing Stratix 10.

 

Is it something expected? Did anybody see better results? What switches should we pay attention to?

 

Thanks,

Vladimir.

0 Kudos

Link Copied

1 Reply
sstrell
Honored Contributor III
‎08-13-2018 06:31 PM
580 Views

Without knowing the design or what you've tried so far, it's hard to tell. If you're not familiar with the Hyperflex architecture (such as the fact that you shouldn't use asynchronous clears), check out online trainings about it, starting here:

 

https://www.intel.com/content/www/us/en/programmable/support/training/course/os10ihypret.html

 

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.