Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21616 Discussions

Stratix IV GX serdes jitter characteristics

Altera_Forum
Honored Contributor II
‎12-01-2010 07:00 PM
1,102 Views

I am trying to figure out the maximum jitter tolerance of the serdes receivers of a Stratix IV GX. The Switching Characteristics section (table 1-29) of the Device Handbook shows a jitter tolerance of " > n.nn UI " - why is it a greater-than sign instead of a less-than sign?  

 

If the tolerance is greater than 0.37 UI, what does that mean? I would have expected a 'less-than' sign instead. 

 

For example, if my bit-period is 100ps (hypothetical), and I expect to have an incoming jitter of up to 0.46 UI (or 46 ps) (almost half of the clock period!), will the jitter tolerance of the serdes receiver be sufficient to accurately receive the data? 

 

Thanks in advance to any input on how to read those numbers! 

Doug 

 

nb: I'm using the serdes to receive FC data (the ALTGX will be in basic mode).
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.