Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19226 Discussions

Stratix10 SOC 18.1 GHRD Example design : No Handoff folder/dtsi files in project directory?

Shenoy
Beginner
393 Views

I needed some inputs from you regarding Handoff file folder / dtsi file generation in Stratix10 case.

 

With Arria10 SOC designs, I was able to get a Handoff folder with XML files generated in the project directory after compilation.

 

I have noticed that there's no Handoff folder in the Stratix 10 SOC example design project directory. I have recompiled the design but didn't find any updated dtsi file nor any Handoff folder in the project directory.

 

Is there any change in steps for generating Handoff files/dtsi files in Stratix10 case? If yes, please let us know more about this and the proper way to generate the Handoff files/dtsi file.

 

Best Regards,

 

Shenoy 

0 Kudos
1 Reply
Fawaz_J_Intel
Employee
130 Views

Hello.

You should be able to see the handoff folder inside output_files folder.

 

thanks

 

Reply