Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Stratix10 smart VID Device PMBus connect external power chip SVID interface

GDeXi
Beginner
‎01-02-2020 06:47 AM
1,311 Views

Hi all

our won stritx10 board is smart VID type, is must communication with external power regulator. Now stritx10 can't configuration because it not identify external power regulator. PMBus connect power chip SVID interface . like follow picture , PMBus connect PXE1211 pn15,16,17.

Screenshot from 2020-01-02 09-32-06.png

 

I just want ask some qusetion :

- I find FPGA datasheet about power management part. FPGA always access external voltage regulator through PMBus On datasheet , not mentioned SVID ,Maybe I missed SVID Part，Does PMBus work with SVID ?

- Whatever PMBus or SVID, there is Someone offer me some parameters about attachment in quartus software Power Management &VID parameter.

0 Kudos

Link Copied

1 Reply
JonWay_C_Intel
Employee
‎01-23-2020 07:29 AM
1,128 Views

Hi @GDeXi​ 

 

You require the combination of Hardware and Software Settings. I believe this KDB will answer all your questions.

https://www.intel.com/content/altera-www/global/en_us/index/support/support-resources/knowledge-base/component/2018/why-do-i-need-to-ensure-that-all-stratix10-smartvid-devices-use-.html

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.