Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Streaming_Ciphers_and_LFSRs

Altera_Forum
Honored Contributor II
‎01-13-2005 11:06 PM
1,756 Views

http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/ph34r.gif These 2 modules together make up a simple bit stream cipher, suitable for use in low security requirement serial communications. The StreamCipherGen.vhd file makes use of parameterized component LFSR.vhd to act as the encryption algorythm. This is very low security, but the modular design allows you to easily swap in your own algorithm to replace the LFSR. I&#39;ve added LFSR re-seeding based on last transmitted data value to make the encryption a little more secure, but it&#39;s still pretty low security. 

 

Basically just posting this for fun and enjoyment http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/smile.gif
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎01-13-2005 11:07 PM
1,070 Views

The LFSR Module... 

 

How can you post multiple files in single topic creation?
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.