- 신규로 표시
- 북마크
- 구독
- 소거
- RSS 피드 구독
- 강조
- 인쇄
- 부적절한 컨텐트 신고
For my application, i plane to work with Quartus web Edition, but i have readed that the subscribtion Edition has more option. I don't know if this option are necessary for my application (image Fusion of 2 sensors).
What are you think? Thanks링크가 복사됨
5 응답
- 신규로 표시
- 북마크
- 구독
- 소거
- RSS 피드 구독
- 강조
- 인쇄
- 부적절한 컨텐트 신고
--- Quote Start --- For my application, i plane to work with Quartus web Edition, but i have readed that the subscribtion Edition has more option. I don't know if this option are necessary for my application (image Fusion of 2 sensors). What are you think? Thanks --- Quote End --- Hi, have a look into this pdf: http://www.altera.com/literature/po/ss_quartussevswe.pdf Kind regards GPK
- 신규로 표시
- 북마크
- 구독
- 소거
- RSS 피드 구독
- 강조
- 인쇄
- 부적절한 컨텐트 신고
You should have no problem, assuming you're using a supported device, and dont want to use any Altera IP (like a FFT filter for the fusion).
Are you planning on writing the fusion algorithm yourself?- 신규로 표시
- 북마크
- 구독
- 소거
- RSS 피드 구독
- 강조
- 인쇄
- 부적절한 컨텐트 신고
--- Quote Start --- You should have no problem, assuming you're using a supported device, and dont want to use any Altera IP (like a FFT filter for the fusion). Are you planning on writing the fusion algorithm yourself? --- Quote End --- Thanks Tricky for your Answer, i have wrote an algorithm fusion in c for a mikrocontroller, now i would try to do the same in verilog for the FPGA.
- 신규로 표시
- 북마크
- 구독
- 소거
- RSS 피드 구독
- 강조
- 인쇄
- 부적절한 컨텐트 신고
I advise you to stay away from Verilog.
Use SystemVerilog instead, it is well supported by Quartus and a LOT easier to learn than Verilog.- 신규로 표시
- 북마크
- 구독
- 소거
- RSS 피드 구독
- 강조
- 인쇄
- 부적절한 컨텐트 신고
--- Quote Start --- I advise you to stay away from Verilog. Use SystemVerilog instead, it is well supported by Quartus and a LOT easier to learn than Verilog. --- Quote End --- Thank you amilcar, but i have some file in verilog that defines ports of my Board and i would use this file. That 's the reasion why i prefer to work with verilog.
