Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs have moved to the Altera Community. Existing Intel Community members can sign in with their current credentials.
21618 Discussions

T_ramp time question on Cyclone10 LP device

xytech
New Contributor I
1,838 Views

Hi ,

We use 10CL055YU484C8G. MSEL sets as Standard POR mode, datahseet reqiures ramping time of power supply to be within 50us~50ms.

Is this requirement apply for each single power rail's t_ramp or Total t_ramp time of all rail?

Thanks!

 c10-tramp.png

0 Kudos
1 Solution
Rahul_S_Intel1
Employee
1,486 Views
Hi, Do you mean that the sum of all power rails' t_ramp should be within 50us-50ms? Yes

View solution in original post

0 Kudos
6 Replies
xytech
New Contributor I
1,486 Views

UP​

0 Kudos
xytech
New Contributor I
1,486 Views

another question is , if the power rail ramps up too fast (<50us) or too slow(>50ms), what may happen? Thanks.

We now have a LDO desgined for VCCA_PLL_2V5 for 10CL055YU484C8G , whose ramp time is rather short, about 30us or so. That's is my worry.

 

0 Kudos
xytech
New Contributor I
1,486 Views

up​

0 Kudos
Rahul_S_Intel1
Employee
1,486 Views
Hi, Total supply attached to the POR monitoring supply
0 Kudos
xytech
New Contributor I
1,486 Views

Hi RSree,

Do you mean that the sum of all power rails' t_ramp should be within 50us-50ms? Thanks.

0 Kudos
Rahul_S_Intel1
Employee
1,487 Views
Hi, Do you mean that the sum of all power rails' t_ramp should be within 50us-50ms? Yes
0 Kudos
Reply