Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Terasic uboot

Altera_Forum
Honored Contributor II
‎07-12-2018 08:38 AM
1,108 Views

Hii 

 

I m working in a project using DE1-SOC board of terasic so i need to limit th linux partition of ddr3 sdram . 

 

does the terasic Uboot is open source so I can add the MEM=512M flag, or it's not open source so it is impossible :( 

 

thank you in advance
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.