The altera dual-port ram timing error - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

The altera dual-port ram timing error

888 Views

When I use the altera dual-port ram in our product, the dual-port ram is right in emluator.but, I download the source code to the altera FPGA，the timing of the dual-port ram is wrong,the readdata delay one clock. The picture 111 is in the emluator

The picture 2222 is in the SignaltapII .

Link Copied

1 Reply

210 Views

where is your code?

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.