Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21616 Discussions

The error when doing time simulation in Modelsim

Altera_Forum
Honored Contributor II
1,049 Views

I try to do timing simulation in Modelsim for my design.  

 

In Quartus II, nativelink only supports RTL and GTL simulation. GTL simulation only use .vo or .vho files without .sdo files. Then I try to do timing simulation by myself. 

 

 

I create a very simple design with only a PLL, then I use nativelink to run GTL simulation, and edit the generated tcl file (.do) to do timing simulation, however, it gives the error as showed in Error message: 

 

 

* Error: PLL_Simu_6_1200mv_0c_v_slow.sdo(29): near "(": syntax error, unexpected '(', expecting class 

 

 

Does anybody confront this error before? 

 

 

Thanks very much.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
342 Views

Anybody can help? Thanks.

0 Kudos
Reply