Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20705 Discussions

The problem of useing EP2C8Q208 to achieve 100ms delay

Altera_Forum
Honored Contributor II
924 Views

I use EP2C8Q208 to achieve 100ms delay, and the resource occupancy increased by only 1%, but I find the process can not work correctly. However,when the delay is 4ms, the program is working correctly. I want to know how long EP2C8Q208 can delay.

0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
228 Views

 

--- Quote Start ---  

I use EP2C8Q208 to achieve 100ms delay, and the resource occupancy increased by only 1%, but I find the process can not work correctly. However,when the delay is 4ms, the program is working correctly. I want to know how long EP2C8Q208 can delay. 

--- Quote End ---  

 

 

You are not giving enough information to solve your problem.  

 

What kind of data are your delaying for 100 ms? What is your source clock? 

 

IE if you are delaying data sampled at 100 MHz, that is 16 bit wide for 100 ms, it takes 10,000 16 bit words to store 100 ms of data, so it will take a total of 40 M4K memory elements which is more than the 2C8 has. 

 

where as a 4ms delay would only take 400 data samples which can be done in 2 M4K blocks which is no problem. 

 

Pete
0 Kudos
Reply