Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20405 Discussions

Time Delay calculation of pulses using FPGA

Chamathka
Beginner
‎12-01-2021 11:05 PM
386 Views

As I need to send a pulse and I will receive a distorted pulse train in ns (Even I send a single pulse, I will receive a pulse train). I want to calculate the time delays of each pulses with respect to the pulse that I sent. Then I want to display it as well. Can anyone help me on this with a suitable code... 

0 Kudos

Link Copied

3 Replies
SyafieqS
Moderator
‎12-06-2021 07:04 PM
356 Views

Hi Athauda,


May I know what big goal are you trying to achieve here? 

Seem to me like calculating time of transceiving process? 

Are you trying to create a project? 





0 Kudos
Copy link
Chamathka
Beginner
‎12-14-2021 09:43 PM
325 Views
In response to SyafieqS

Yes. Now I want to calculate micro second delays. 

This is a optical project. But this part happen in the electronic part in the project.

Can you help me on this...

In response to SyafieqS
0 Kudos
Copy link
SyafieqS
Moderator
‎12-27-2021 11:30 PM
284 Views

Athauda,


Do you have the project, can share some snipper or code how the design works at least? 


0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.