Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

Timing Analysis - SOPC components

Altera_Forum
Honored Contributor II
1,106 Views

Hi, 

 

How can I analyze the timing of SOPC components such as serial interfaces, interval timers, dma controllers, onchip memory, epcs controller, etc? 

The compilation didn't generate the corresponding sdc files for these components...  

 

Thanks, 

Willian
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
391 Views

Most of these components don't require sdc files. As long as you give the parameters of the input clock, Timequest will make sure that the SOPC design will meet the requirements.

0 Kudos
Altera_Forum
Honored Contributor II
391 Views

Ok Daixiwen, thanks...

0 Kudos
Reply