Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21605 Discussions

Timing Violations in HPS

Altera_Forum
Honored Contributor II
‎11-01-2015 02:24 PM
1,402 Views

Hi All,  

 

I have timing violations in the HPS subsystem... How to fix them? It seems I cannot change the HPS, right. So, how to proceed? 

 

 

Thank you
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎11-01-2015 02:43 PM
331 Views

what do you mean by timing violations?

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎11-01-2015 02:56 PM
331 Views

I meant negative slacks on timing paths inside of HPS subsystem ...

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.