Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18987 Discussions

Timing report : Generate a report "Clock to output Times"

THAUS1
Beginner
220 Views

Hi,

Is it possible to generate a report Clock to output Times "by hand" using report_timing or report_path SDC commands?

I guess that report_timing doesn't manage timing of the FF into IOPAD...

Thanks for your help.

0 Kudos
5 Replies
KhaiChein_Y_Intel
83 Views

Hi,

 

You may generate the Clock to Output Times by clicking on Timing Analyzer: Reports > Datasheet > Report Datasheet

 

Thanks.

THAUS1
Beginner
83 Views

Hi,

Thanks for your reply, so , how can I check the timing calculated for the "clock to ouput times". I would like to check the datapath & clockpath.

Thanks!

KhaiChein_Y_Intel
83 Views

Hi,

 

You may use report_timing to check the datapath and clockpath

 

Example of the report:

 

Capture.PNG

Thanks.

KhaiChein_Y_Intel
83 Views

Hi,

 

May I know if you have any questions?

 

Thanks.

Best regards,

KhaiY

THAUS1
Beginner
83 Views
Hello, Yes thanks you for your answers, you can close this topic. Have a good day !
Reply