Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20881 Discussions

To Confirm A10 GX 3V IO Bank can not support LVDS

xytech
New Contributor I
1,427 Views

Hi

We use 10AX057H3F34E2SG. It contains LVDS io banks and one 3.0V bank(Bank 2L).

Just to confirm, Bank 2L can not support neither LVDS nor POD(DDR4) , right?

Thanks.

 

 

 

0 Kudos
1 Solution
SreekumarR_G_Intel
475 Views

Hello there ,

Yes you are correct Bank 2L not support the dedicated LVDS or HPS DDR. for F34. You can verify the this in below link " Pin out " excel sheet from Intel.

https://www.intel.com/content/www/us/en/programmable/support/literature/lit-dp.html

 

Thank you ,

 

Regards,

Sree

View solution in original post

0 Kudos
3 Replies
SreekumarR_G_Intel
476 Views

Hello there ,

Yes you are correct Bank 2L not support the dedicated LVDS or HPS DDR. for F34. You can verify the this in below link " Pin out " excel sheet from Intel.

https://www.intel.com/content/www/us/en/programmable/support/literature/lit-dp.html

 

Thank you ,

 

Regards,

Sree

0 Kudos
xytech
New Contributor I
475 Views
0 Kudos
xytech
New Contributor I
475 Views

we cans see from pin-out file, in Bank 2L differential pairs' pin name begin with DIFF, while differential pairs in other banks begin with LVDS. That's very clear.

0 Kudos
Reply