Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21581 Diskussionen

To Confirm A10 GX 3V IO Bank can not support LVDS

xytech
Neuer Beitragender I
1.764Aufrufe

Hi

We use 10AX057H3F34E2SG. It contains LVDS io banks and one 3.0V bank(Bank 2L).

Just to confirm, Bank 2L can not support neither LVDS nor POD(DDR4) , right?

Thanks.

 

 

 

0 Kudos
1 Lösung
SreekumarR_G_Intel
Mitarbeiter
812Aufrufe

Hello there ,

Yes you are correct Bank 2L not support the dedicated LVDS or HPS DDR. for F34. You can verify the this in below link " Pin out " excel sheet from Intel.

https://www.intel.com/content/www/us/en/programmable/support/literature/lit-dp.html

 

Thank you ,

 

Regards,

Sree

Lösung in ursprünglichem Beitrag anzeigen

3 Antworten
SreekumarR_G_Intel
Mitarbeiter
813Aufrufe

Hello there ,

Yes you are correct Bank 2L not support the dedicated LVDS or HPS DDR. for F34. You can verify the this in below link " Pin out " excel sheet from Intel.

https://www.intel.com/content/www/us/en/programmable/support/literature/lit-dp.html

 

Thank you ,

 

Regards,

Sree

xytech
Neuer Beitragender I
812Aufrufe
xytech
Neuer Beitragender I
812Aufrufe

we cans see from pin-out file, in Bank 2L differential pairs' pin name begin with DIFF, while differential pairs in other banks begin with LVDS. That's very clear.

Antworten