Unexpected H2F-LW AXI Activity

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Unexpected H2F-LW AXI Activity

1,300 Views

Hello,

I'm experiencing unexpected behavior on the H2F-LW AXI bus for the Arria 10 SoC SoM Dev-Kit (Achilles).

I basically have a HPS-only example that includes DDR4, H2F-LW AXI port and a PIO-LED (output only) Qsys component connected to the LW port. This setup works as expected and I can toggle the LED(s) from Linux running on the SoC using the "/dev/mem" device interface.

The problem occurs when I add the SPI (3-wire) Qsys component to the H2F-LW AXI bus. In this case, the PIO-LED continues to behaves as expected, but I also observe unexpected activity from the SPI-SCLK signal. After debugging further, I observed write assertions on the Avalon-MM bus in the SPI Qsys component. I attempted several modifications such as changing the base address, but nothing seemed to help. I'm not observing this behavior on the PIO component.

Any ideas? Thanks!

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.