Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Unexpected Voltage output on pin AB19

Joseph_Wilger
Beginner
796 Views

For this pin (AB19) we are seeing partial transition from 1.8 V to 1.3 V.

The good PCBA the upper level is 1.8 volt rail. 
On a good PCBA, the lower level is ≤ 0.3 V.

On a bad PCB, the upper level is 1.8 volt rail. 
On a good PCBA, the lower level is ≤ 1.3 V.

 

This level does not allow the remainder of the circuit to detect the lower level transition.

Joseph_Wilger_0-1755902928541.png

Joseph_Wilger_1-1755902955775.png

 

Labels (1)
0 Kudos
3 Replies
FvM
Honored Contributor II
695 Views
Hi,
unfortunately I don't have a crystal Ball, please tell us which board you are talking about? Presume it's a common development board with schematics available.
0 Kudos
Farabi
Employee
420 Views

Hello,


Could you please tell :

1- what device

2- what board


regards,

Farabi


0 Kudos
AqidAyman_Intel
Employee
129 Views

Hello,


Any updates for this issue?


0 Kudos
Reply