- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I am using quartus 18.1 Standard edition.
FPGA : Arria 10 : 10AX066N2F40E1HG
I was advised to use the following setting in QSF to protect the unused transceivers from degrading.
set_global_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON
How can unused transceivers degrade?
Regards,
Manoj
Link Copied
2 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
there's a paragraph in PHY users manual describing the issue: "3.8. Unused/Idle Clock Line Requirements". The degradation mechanism isn't explained exactly though.
there's a paragraph in PHY users manual describing the issue: "3.8. Unused/Idle Clock Line Requirements". The degradation mechanism isn't explained exactly though.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi there,
Some users might power up transceiver banks normally, even though they don’t use these banks in their design. In such cases, it’s possible for issues similar to those mentioned in this Intel article to occur:
Best regards,
wz

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page