Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

Unused Transceivers in Arria 10

MK_ABQ
New Contributor III
573 Views

Hi,

I am using quartus 18.1 Standard edition.

FPGA : Arria 10 : 10AX066N2F40E1HG

I was advised to use the following setting in QSF to protect the unused transceivers from degrading.

 

set_global_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON

 

 

How can unused transceivers degrade?

 

Regards,

Manoj

Labels (1)
0 Kudos
2 Replies
FvM
Honored Contributor II
508 Views
Hi,
there's a paragraph in PHY users manual describing the issue: "3.8. Unused/Idle Clock Line Requirements". The degradation mechanism isn't explained exactly though.
WZ2
Employee
413 Views

Hi there,

Some users might power up transceiver banks normally, even though they don’t use these banks in their design. In such cases, it’s possible for issues similar to those mentioned in this Intel article to occur:

https://www.intel.com/content/www/us/en/docs/programmable/683617/21-1/unused-idle-clock-line-requirements.html

Best regards,

wz


Reply