Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Using NIOS with CvP

Altera_Forum
Honored Contributor II
‎04-20-2018 05:27 PM
1,238 Views

I am looking into implementing a NIOS II on a Stratix 5 that is currently using CvP, and I have running into 2 issues which may be related to each other. 

 

Is there a way for the JTAG UART IP to be implemented within the core, not within the peripheral portion of the FPGA? 

 

When I disable the JTAG UART, the synthesis errors out on the fact that my NIOS II is not instatiated in the Top partition, since I don't have a full license. Is it possible to use a NIOS within the core of a CvP design? 

 

Thanks.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.