Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20693 Discussions

VCCIO and IO_STANDARD setting

Altera_Forum
Honored Contributor II
‎11-26-2010 08:09 AM
918 Views

Hi, I have a question regarding mismatch of VCCIO (on board voltage setting) and IO_STANDARD(Quartus setting): if the VCCIO connected to 3.3 V and for that particular IO bank, I specify 1.8 V LVCMOS IO standard in Quartus, will it cause problem if this IO bank need to drive both 3.3V and 1.8V signals? Does the IO_STANDARD setting in Quartus has to be matched with VCCIO pin voltage? 

 

Thanks in advance!
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.