Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20703 Discussions

VCCIO for PLL banks?

Altera_Forum
Honored Contributor II
1,240 Views

In Stratix and Stratix II devices, how come there are not VCCIO pins for I/O banks 9 - 12?

0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
542 Views

The VCCIO pins are labeled VCC_PLLx_OUT since these banks are best used as enhanced PLL output pins. The pin tables give a direct mapping of the different VCC pins to the specific I/O bank in the descriptions. These I/O banks can be used for general purpose banks if you don't require them for PLL output pins.

0 Kudos
Reply