Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

VHDL Output help

Altera_Forum
Honored Contributor II
1,107 Views

Hi, 

 

I am using a Max 2 (epm240) to handle signals to control IR cameras in my lab. One of the output signals is supposed to go high when the board receives a certain signal. The problem is that nothing happens when it receives the signal. I have checked to make sure all pin assignments are correct as well as test another output on that pin which was successful. I also checked the input pins to insure they are receiving what they should be. Does anyone have any suggestions? Any help is greatly appreciated, thanks in advance. 

 

Joe 

 

PS below is part of the vhdl code. We are trying to activate the 'Internal Only' Mode (Bold font below). Address and Data (both recieved in parallel) are std_logic_vectors and the other input is Strobe. 

 

 

 

--handles imaging and start signals  

CommandStrobe: process is  

begin  

wait until (rising_edge(Strobe));  

case Address is  

when "0000" => -- Select CAM Phase  

case Data is  

when "0001" => --Select CAM Phase 0  

CamPhase<='0';  

when "0010" => --Select CAM Phase 1  

CamPhase<='1';  

when others => -- do nothing  

end case;  

when "0001" => -- select system operation mode  

case data is  

when "1000" => -- internal only  

sysop<='0';  

trig<='1'; -- start and sync imagers  

when "0010" => -- int/ext  

sysop<='1';  

trig<='1'; --start and sync imagers  

when others => -- do nothing  

end case;
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
434 Views

One more thing to add... 

 

I assigned the pins using the pin planner in Quartus and not in the code (not sure how to do so in vhdl). Could this be a problem?
0 Kudos
Reply