Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

VIP core simulation error

Altera_Forum
Honored Contributor II
‎12-29-2014 06:59 AM
1,066 Views

hi, everyone. 

 

I am trying to simulate VIP-IP core. 

when I tried to simulate the core with Qsys model-sim gave me some errors those are like.  

 

 

.../db/ip/camCore/camCore.v(32): Module parameter 'AUTO_CONTROL_CLOCKS_SAME' not found for override. 

 

I can not touch inside of it core, how can I solve that problem?
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.