Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Verilog HDL error : cannot connect instance ports both by order and by name

Altera_Forum
Honored Contributor II
‎01-28-2016 01:35 AM
12,995 Views

am doing the SLS SDHC_eMMC card host tutorial 

enclosed in two jpegs are my code. 

http://www.alteraforum.com/forum/attachment.php?attachmentid=11741&stc=1  

 

http://www.alteraforum.com/forum/attachment.php?attachmentid=11742&stc=1
multiple-attachments.zip
0 Kudos

Link Copied

3 Replies
Altera_Forum
Honored Contributor II
‎01-28-2016 08:21 AM
10,319 Views

you forgot the . infront of all port names.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎01-28-2016 09:57 AM
10,319 Views

You're missing periods ('.') before some of your instantiated module's signal names. 

 

sdhc_conduit_end_SD_CLK (sdc_clk), 

 

should be 

 

.sdhc_conduit_end_SD_CLK (sdc_clk), 

 

Cheers, 

Alex
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎01-28-2016 10:15 AM
10,319 Views

Thanks that was exactly right !

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.